Open
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR overhauls the instruction parsing and execution logic with the goal of CPU and memory being updated in a cycle accurate fashion.
To do so, each virtual instruction's execution is now broken up into a series of "ticks" which correspond to the machine cycles that are taken during its execution. During each tick, the CPU performs a single read or write from memory and optional ALU and IDU actions. Then, the memory map is ticked.
Note, the goal of this PR is not to ensure that existing (but failing) ROM tests which assert cycle accuracy pass. Rather, this lays the ground work for those tests.