Skip to content

Cycle accurate instruction execution#34

Open
TylerBloom wants to merge 29 commits intomainfrom
cycle-accurate
Open

Cycle accurate instruction execution#34
TylerBloom wants to merge 29 commits intomainfrom
cycle-accurate

Conversation

@TylerBloom
Copy link
Owner

This PR overhauls the instruction parsing and execution logic with the goal of CPU and memory being updated in a cycle accurate fashion.

To do so, each virtual instruction's execution is now broken up into a series of "ticks" which correspond to the machine cycles that are taken during its execution. During each tick, the CPU performs a single read or write from memory and optional ALU and IDU actions. Then, the memory map is ticked.

Note, the goal of this PR is not to ensure that existing (but failing) ROM tests which assert cycle accuracy pass. Rather, this lays the ground work for those tests.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant