interrupt latency #2
Description
The documentation states that there's 0 interrupt latency.
Looking at the code however I notice that interrupts get disabled briefly. So interrupt latency is not 0, is that correct?
Is it technically impossible to achieve 0 latency? What's the problem?