Skip to content

Enable error tolerant parsing #431

@Schottkyc137

Description

@Schottkyc137

Currently, vhdl-syntax only parses correct VHDL files and produces tons of irrelevant errors for incorrect VHDL files.
The parser must be extended to enable error recovery; every other structure in the crate already allows this (and is actually build for this use-case)

Metadata

Metadata

Assignees

No one assigned

    Labels

    Type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions